DIGITAL ELECTRONICS LAB MANUAL

FOR

IV SEMESTER



NAM	E	•••••	••••••	•••••	•••••
REG	NO	•••••	•••••	•••••	
BATO	CH	••••	• • • • • • • •		• • • • • • • • •

DEPARTMENT OF ELECTRONICS & COMMUNICATION

JAIPUR INSTITUTE OF TECHNOLOGY-GROUP OF INSTITUTIONS

DIGITAL ELECTRONICS LAB

DO'S

DON' TS


- 1. Be regular to the lab.
- 2. Follow proper Dress Code.
- 3. Maintain Silence.
- ^{4.} Know the theory behind the experiment before coming to the lab.
- or pins of the IC before making connection.
- 6. Know the Biasing Voltage required for different families of IC's and connect 6. Do not operate µp/IC trainer kits the power supply voltage and ground terminals to the respective pins of the IC's.
- 7. Know the Current and Voltage rating of the IC's before using them in the experiment.
- 8. Avoid unnecessary talking while doing the experiment.
- 9. Handle the IC Trainer Kit properly.
- 10. Mount the IC Properly on the IC Zif Socket.
- 11. Handle the microprocessor kit properly.
- 12. While doing the Interfacing, connect proper voltages to the interfacing kit.
- 13. Keep the Table clean.
- 14. Take a signature of the In charge before taking the kit/components.
- 15. After completion of the experiments switch off the power supply and return the apparatus.
- chairs/stools 16. Arrange the equipment properly before leaving the lab.

- 1. Do not exceed the voltage Rating.
- 2. Do not inter change the IC's while doing the experiment.
- 3. Avoid loose connections and short circuits.
- 5. Identify the different leads or terminals 4. Do not throw the connecting wires to floor.
 - 5. Do not come late to the lab.
 - unnecessarily.
 - 7. Do not panic if you don't get the output.

CONTENTS


<u>Exp</u>	periment No	Page. No		
1.	Verification of Gates	2		
2.	Half/Full Adder/Subtractor	6		
3.	Parallel Adder/Subtractor	10		
4.	Excess-3 to BCD & Vice Versa		12	
5.	Binary-Grey & Grey-Binary Converter	16		
6.	MUX/DEMUX			20
<i>7.</i>	MUX/DEMUX using only NAND Gates	26		
8.	Comparators	28		
9.	Encoder/Decoder		<i>32</i>	
10.	Flip-Flops		<i>36</i>	
11.	Counters		38	
12.	Shift Registers		44	
13.	Johnson/Ring Counters		48	
14.	Sequence Generator	50		
<i>15.</i>	Multivibrators		<i>52</i>	
16.	Static RAM		<i>56</i>	
17.	Question Bank		<i>57</i>	

Inverter Gate (NOT Gate) © 7404LS




A	O/P	Y1 (V)	Y2 (V)	Y3 (V)	Y4 (V)	Y5 (V)	Y6 (v)
0	1						
1	0						

2-Input AND Gate @7408LS




A	В	O/P	Y1 (V)	Y2 (V)	Y3 (V)	Y4 (V)
0	0	0				
0	1	0				
1	0	0				
1	1	1				

2-Input OR Gate © 7432LS



A	В	O/P	Y1 (V)	Y2 (V)	Y3 (V)	Y4 (V)
0	0	0				
0	1	0				
1	0	0				
1	1	1				

2-Input NAND Gate @ 7400LS



A	В	O/P	Y1 (V)	Y2 (V)	Y3 (V)	Y4 (V)
0	0	1				
0	1	0				
1	0	0				
1	1	0				

Experiment No:	Date:/_/
----------------	----------

VERIFICATION OF GATES

Aim: - To study and verify the truth table of logic gates

Apparatus Required: -


All the basic gates mention in the fig.

Procedure: -

- 1. Place the IC on IC Trainer Kit.
- 2. Connect V_{CC} and ground to respective pins of IC Trainer Kit.
- 3. Connect the inputs to the input switches provided in the IC Trainer Kit.
- 4. Connect the outputs to the switches of O/P LEDs,
- 5. Apply various combinations of inputs according to the truth table and observe condition of LEDs.
- 6. Disconnect output from the LEDs and note down the corresponding multimeter voltage readings for various combinations of inputs.


2-Input NOR Gate © 7402LS

3-




A	В	O/P	Y1 (V)	Y2 (V)	Y3 (V)	Y4 (V)
0	0	1				
0	1	0				
1	0	0				
1	1	0				

2- Input EX-OR Gate © 7486LS




A	В	O/P	Y1 (V)	Y2 (V)	Y3 (V)	Y4 (V)
0	0	0				
0	1	1				
1	0	1				
1	1	0				

Input NAND Gate © 7410LS



A	В	C	O/P	Y1 (V)	Y2 (V)	Y3 (V)
0	0	0	1			
0	0	1	1			
0	1	0	1			
0	1	1	1			
1	0	0	1			
1	0	1	1			
1	1	0	1			
1	1	1	0			


2-Input NAND Gate © CD4011



A	В	O/P	Y1 (V)	Y2 (V)	Y3 (V)	Y4 (V)
0	0	1				
0	1	1				
1	0	1				
1	1	0				


JIT/ME/SEM-VI/DE LAB

2-Input NOR Gate © CD4001



A	В	O/P	Y1 (V)	Y2 (V)	Y3 (V)	Y4 (V)
0	0	1				
0	1	0				
1	0	0				
1	1	0				

4-Input NAND Gate © 7420LS




A	В	C	D	O/P	Y1 (V)	Y2 (V)	Y3 (V)
0	0	0	0	1			
0	0	0	1	1			
0	0	1	0	1			
0	0	1	1	1			
0	1	0	0	1			
0	1	0	1	1			
0	1	1	0	1			
0	1	1	1	1			
1	0	0	0	1			
1	0	0	1	1			
1	0	1	0	1			
1	0	1	1	1			
1	1	0	0	1			
1	1	0	1	1			
1	1	1	0	1			
1	1	1	1	0			

 $\underline{\textbf{Conclusion:-}}$

•••••

Signature of the staff

Half Adder using basic gates:-




$$S = AB + AB$$


$$S = A \oplus B$$

$$C = AB$$


Full Adder using basic gates:-



Half Adder using NAND gates only:-



Full Adder using NAND gates only:-



Experiment No:	Date:/_/
----------------	----------

HALF/FULL ADDER & HALF/FULL SUBTRACTOR

Aim: - To realize half/full adder and half/full subtractor.

- i. Using X-OR and basic gates
- ii. Using only nand gates.


Apparatus Required: -

IC 7486, IC 7432, IC 7408, IC 7400, etc.


Procedure: -

- 1. Verify the gates.
- 2. Make the connections as per the circuit diagram.
- 3. Switch on $V_{\rm CC}$ and apply various combinations of input according to the truth table.
- 4. Note down the output readings for half/full adder and half/full subtractor sum/difference and the carry/borrow bit for different combinations of inputs.


Using X – OR and Basic Gates (a) Half Subtractor



Full Subtractor




(ii) Using only NAND gates (a) Half subtractor



(b) Full Subtractor

Digital Electronics Lab



	Half Adder										
A	В	B S C S(V) C(V)									
	0	0	0								
0	1	1	0								
1	0	1	0								
1	1	0	1								


	Half Subtractor										
Α	B D B D(V) B(V)										
0	0	0	0								
0	1	1	1								
1	0	1	0								
1	1	0	0								


	Full Adder										
Α	В	Cn-1	S	C	S(V)	C(V)					
0	0	0	0	0							
0	0	1	1	0							
0	1	0	1	0							
0	1	1	0	1							
1	0	0	1	0							
1	0	1	0	1							
1	1	0	0	1							
1	1	1	1	1							

	Full Subtractor										
A	В	Cn-1	D	В	D(v)	B(v)					
0	0	0	0	0							
0	0	1	1	1							
0	1	0	1	1							
0	1	1	0	1							
1	0	0	1	0							
1	0	1	0	0							
1	1	0	0	0							
1	1	1	1	1							


Digital Electronics Lab

Conclusion: -	
	Signature of the staff in charge






Adder: -



Truth Table: -

A 3	A2	A1	A 0	B 3	B 2	B1	B 0	C4 (V)	S3(V)	S2(V)	S1(V)	S0(V)
0	0	0	1	0	0	1	0	0	0	0	1	1
0	1	0	1	1	0	1	1	1	1	0	0	0
1	0	1	0	1	0	1	0	1	0	1	0	0
1	1	1	1	1	1	1	1	1	1	1	1	0
0	1	1	1	0	0	1	1	0	1	0	1	0

Subtractor:-



Experiment No: Date: __/_/___

PARALLEL ADDER AND SUBTRACTOR USING 7483

Aim: - To realize IC7483 as parallel adder / Subtractor.

Apparatus Required: -

IC 7483, IC 7404, etc.

Procedure: -

- 1. Apply the inputs to A0 to A3 and B0 to B3.
- 2. Connect C0 to the Ground.
- 3. Check the output sum on the S0 to S3 and also C4.
- 4. For subtraction connect C0 to Vcc, Apply the B input through NOT gate, which gives the complement of B.
- 5. The truth table of adder and Subtractor are noted down.

Truth Table for Subtractor

A3	A2	A1	A0	В3	B2	B1	В0	C4(V)	S3(V)	S2(V)	S1(V)	S0(V)
0	0	1	0	0	0	0	1	1	0	0	0	1
0	1	0	1	0	0	1	1	1	0	0	1	0
0	0	1	1	0	1	0	1	0	1	1	1	0

Digital Electronics Lab

1	0	1	0	0	1	1	0	1	0	1	0	0
1	0	0	0	1	1	1	1	0	1	0	0	1

Con	clii	gin	n:	_
COIL	uц	DIO.	лι.	

•••••	
Signature of the st	aff

BCD To Excess-3 B2 В0 Вз B1 | 7400 7400 7400 7400 E0 = B0 E1 = 0001 + 8081 = 00⊕81 7400 7400 7400 E2=0001 02+0200+01 02 7410 7400 7410 E3=B3+B0B2+B1B2 7400 7410 7400

Truth Table For Code Conversion: -

Inputs			Outputs				
В3	B2	B1	В0	E3 (v)	E2 (v)	E1 (v)	E0 (v)
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

BCD to Excess 3 AND Excess 3 to BCD

<u>Aim:</u> To verify BCD to excess –3 code conversion using NAND gates. To study and verify the truth table of excess-3 to BCD code converter


Apparatus Required: -

IC 7400, IC 7404, etc.

Procedure: - (BCD Excess 3 and Vice Versa)

- 1. Make the connections as shown in the fig.
- 2. Pin [14] of all IC'S are connected to +5V and pin [7] to the ground.
- 3. The inputs are applied at E3, E2, E1, and E0 and the corresponding outputs at B3, B2, B1, and B0 are taken for excess 3 to BCD.
- 4. B3, B2, B1, and B0 are the inputs and the corresponding outputs are E3, E2, E1 and E0 for BCD to excess -3.
- 5. Repeat the same procedure for other combinations of inputs.
- 6. Truth table is written.

Excess-3 To BCD:-



Truth Table For Code Conversion: -

Inputs			Outputs				
E 3	E2	E 1	ЕО	B3 (v)	B2 (v)	B1 (v)	B0(v)
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	0	1
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	1
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	1

Exercise: -
1. Obtain the expression for E3, E2, E1 and E0
2. Obtain the expression for B3, B2, B1 and B0
Conclusion: -
Signature of the staff-in charge


Circuit Diagram: -

Binary To Gray

7486

7486

7486



Using EX-OR gates

Using EX-OR gates

Truth Table For Both: -

Inputs			Outputs				
B 3	B2	B1	В0	G3 (V)	G2 (V)	G1 (V)	G0 (V)
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

Experiment No:	Date:/_/
----------------	----------

BINARY TO GRAY AND GRAY TO BINARY CONVERSION


Aim: - To convert given binary numbers to gray codes.

Apparatus Required: -

IC 7486, etc

Procedure: -

- 1. The circuit connections are made as shown in fig.
- 2. Pin (14) is connected to +Vcc and Pin (7) to ground.
- 3. In the case of binary to gray conversion, the inputs B0, B1, B2 and B3 are given at respective pins and outputs G0, G1, G2, G3 are taken for all the 16 combinations of the input.
- 4. In the case of gray to binary conversion, the inputs G0, G1, G2 and G3 are given at respective pins and outputs B0, B1, B2, and B3 are taken for all the 16 combinations of inputs.
- 5. The values of the outputs are tabulated.



<u>Truth Table For Both: -</u>


Inputs			Outputs				
В3	B2	B1	В0	G3 (V)	G2 (V)	G1 (V)	G0 (V)
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

Signature of the staff in charge

Digital Electronics Lab		

Digital Electronics Lab

Pin Details: -



<u>Truth Table: -</u>

	CHANNEL – A								
	I	NPU'	SEL	ECT	O/P				
					LIN	ES			
Ēa	Ioa	I1a	I2a	I3a	S1	S2	Za(v)		
1	X	X	X	X	X	X	0		
0	0	X	X	X	0	0	0		
0	1	X	X	X	0	0	1		
0	X	0	X	X	0	1	0		
0	X	1	X	X	0	1	1		
0	X	X	0	X	1	0	0		
0	X	X	1	X	1	0	1		
0	X	X	X	0	1	1	0		
0	X	X	X	1	1	1	1		

CHANNEL – B							
	I.	NPUI	SEL	O/P			
					LIN	ES	
Ēa	Iob	I1b	I2b	I3b	S1	S2	Za(v)
1	X	X	X	X	X	X	0
0	0	X	X	X	0	0	0
0	1	X	X	X	0	0	1
0	X	0	X	X	0	1	0
0	X	1	X	X	0	1	1
0	X	X	0	X	1	0	0
0	X	X	1	X	1	0	1
0	X	X	X	0	1	1	0
0	X	X	X	1	1	1	1

Experiment No:	Date://
----------------	---------

MUX/DEMUX USING 74153 & 74139


<u>Aim</u>: - To verify the truth table of multiplexer using 74153 & to verify a demultiplexer using 74139. To study the arithmetic circuits half-adder half Subtractor, full adder and full Subtractor using multiplexer.

Apparatus Required: -

IC 74153, IC 74139, IC 7404, etc.

Procedure: - (IC 74153)


- 1. The Pin [16] is connected to + Vcc.
- 2. Pin [8] is connected to ground.
- 3. The inputs are applied either to 'A' input or 'B' input.
- 4. If MUX 'A' has to be initialized, Ea is made low and if MUX 'B' has to be initialized, E_b is made low.
- 5. Based on the selection lines one of the inputs will be selected at the output and thus the truth table is verified.
- 6. In case of half adder using MUX, sum and carry is obtained by applying a constant inputs at I_{0a}, I_{1a}, I_{2a}, I_{3a} and I_{0b}, I_{1b}, I_{2b} and I_{3b} and the corresponding values of select lines are changed as per table and the output is taken at Z_{0a} as sum and Z_{0b} as carry.
- 7. In this case, the channels A and B are kept at constant inputs according to the table and the inputs A and B are varied. Making Ea and Eb zero and the output is taken at Za, and Zb.
- 8. In full adder using MUX, the input is applied at Cn-1, An and Bn. According to the table corresponding outputs are taken at Cn and Dn.



]	Full Ad	lder/subtrac	tro
				An	Bn	Cn-1	Sn/Dn (V)	Cn/Bn (V)
	На	alf adder/sul	otractor	0	0	0		
Α	В	Sn/Dn (V)	Cn/Bn (V)	0	0	1		
0	0			0	1	0		
0	1			0	1	1		
1	0			1	0	0		
1	1			1	0	1		
				1	1	0		
				1	1	1		

Digital Electronics Lab

Pin Details: -



Truth Table For Demux: -


	CHANNEL – A								
	Input	s		Out	puts				
Ēa	S1a	S0a	Y0a	Y1a	Y2a	Y3a			
1	X	X	1	1	1	1			
0	0	0	0	1	1	1			
0	0	1	1	0	1	1			
0	1	0	1	1	0	1			
0	1	1	1	1	1	0			

	CHANNEL – B								
	Input	s		Outputs					
Ēb	S1b	S0b	Y0b	Y1b	Y2b	Y3b			
1	X	X	1	1	1	1			
0	0	0	0	1	1	1			
0	0	1	1	0	1	1			
0	1	0	1	1	0	1			
0	1	1	1	1	1	0			

<u>Procedure: - (IC 74139)</u>


- 1. The inputs are applied to either 'a' input or 'b' input
- 2. The demux is activated by making Ea low and Eb low.
- 3. The truth table is verified.





	Half Adder						
Α	B Sn (V) Cn (V)						
0	0	0	0				
0	1	1	0				
1	0	1	0				
1	1	0	1				

Half subtractor:




	Half Subtractor						
Α	В	Dn (V)	Bn (V)				
0	0	0	0				
0	1	1	1				
1	0	1	0				
1	1	0	0				


Exercise:

• Repeat the experiment to verify Channel B.

Full Adder using IC 74139:-



Full subtractor using IC 74139:-



Truth Tables:-

Full Adder							
An	Bn	Cn-1	Sn (V)	Cn (V)			
0	0	0					
0	0	1					
0	1	0					
0	1	1					
1	0	0					
1	0	1					
1	1	0					
1	1	1					

	Full Subtractor							
An	Bn	Cn-1	Dn (V)	Bn (V)				
0	0	0						
0	0	1						
0	1	0						
0	1	1						
1	0	0						
1	0	1						
1	1	0						
1	1	1						


Conclusion:

Cignoture of the stoff in show

Signature of the staff in charge

MUX USING NAND GATES ONLY: -7400 7400 $\overline{\text{A}10}\overline{\text{B}}$ 10 7410 $\overline{\mathtt{ABII}}$ 7410 I17420 12 7410 AB12 7410 В $\overline{\mathtt{ABB}}$

DEMUX USING NAND GATES ONLY: -



Experiment No:

DATE: __/_/___

MUX AND DEMUX USING NAND GATES

AIM: - To verify the truth table of MUX and DEMUX using NAND.

APPARATUS REQUIRED: -

IC 7400, IC 7410, IC 7420, etc.

PROCEDURE: -

- 1. Connections are made as shown in the Circuit diagram.
- 2. Change the values of the inputs as per the truth table and note down the outputs readings using multimeter.


TRUTH TABLES: -

		OUPUT				
A	В	I 0	I1	I2	I 3	Y (V)
0	0	0	X	X	X	0
0	0	1	X	X	X	1
0	1	X	0	X	X	0
0	1	X	1	X	X	1
1	0	X	X	0	X	0
1	0	X	X	1	X	1
1	1	X	X	X	0	0
1	1	X	X	X	1	1


IN	IPU	m JT	OUPUT					
Ē	A	В	Y0 (V)	Y1 (V)	Y2 ()	Y3 (V)		
1	X	X	1	1	1	1		
0	0	0	0	1	1	1		
0	0	1	1	0	1	1		
0	1	0	1	1	0	1		
0	1	1	1	1	1	0		

Conclusion:





A	В	Y1 (A>B)	Y2 (A = B)	Y3 (A < B)
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0



Two-Bit Comparator: -

A1	A 0	B1	B 0	Y1 (A > B)	Y2 (A = B)	Y3 (A < B)
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0


JIT/ME/SEM-VI/CIM LAB

JIT/ME/SEM-VI/CIM LAB

JIT/ME/SEM-VI/CIM LAB

Experiment No: Date:/_/
COMPARATORS
Aim: - To verify the truth table of one bit and two bit comparators using logic
gates.
Apparatus Required: - IC 7486, IC 7404, IC 7408, etc.
Procedure: -
1. Verify the gates.
2. Make the connections as per the circuit diagram.
3. Switch on Vcc.
4. Applying i/p and Check for the outputs.
5. The voltameter readings of outputs are taken and tabulated in tabular
column.
6. The o/p are verified.


4-<u>bit Comparator</u>




Tabular Coloumn For 8-Bit Comparator: -

A ₃ B ₃	A_2 B_2	$A_1 B_1$	A_0 B_0	A>B	A=B	A <b< td=""><td>A>B</td><td>A=B</td><td>A<b< td=""></b<></td></b<>	A>B	A=B	A <b< td=""></b<>
A ₃ >B ₃	X	X	X	X	X	X			
$A_3 < B_3$	X	X	X	X	X	X			
$A_3=B_3$	$A_2>B_2$	X	X	X	X	X			
$A_3=B_3$	$A_2 < B_2$	X	X	X	X	X			
$A_3=B_3$	$A_2=B_2$	$A_1>B_1$	X	X	X	X			
$A_3=B_3$	$A_2=B_2$	$A_1 < B_1$	X	X	X	X			
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0>B_0$	X	X	X			
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0 < B_0$	X	X	X			
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	1	0	0			
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	0	1	0			
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	0	0	1			

JIT/ME/SEM-VI/CIM LAB





$\underline{\mathbf{Exercise}}$:


• Write the truth table for 8-bit comparator and verify the same for the above circuit.

Conclusion:

	Signature of the staff in charge
JIT/ME/SEM-VI/CIM LAB	

Department of E & C

PIN DETAILS:-



TRUTH TABLE:-

En	A	В	C	D	E	F	G	Н	$Q_2(V)$	Q_1	(V)	\mathbf{Q}_0	(V)	Es	(V)	Eo	(V)
1	X	X	X	X	X	X	X	X	1	1		1		1		1	
0	0	1	1	1	1	1	1	1	1	1		1		0		1	
0	X	0	1	1	1	1	1	1	1	1		0		0		1	
0	0	X	0	1	1	1	1	1	1	0		1		0		1	
0	0	0	X	0	1	1	1	1	1	0		0		0		1	
0	0	0	0	X	0	1	1	1	0	1		1		0		1	
0	0	0	0	0	X	0	1	1	0	1		0		0		1	
0	0	0	0	0	0	X	0	1	0	0		1		0		1	
0	0	0	0	0	0	0	0	0	0	0		0		0		1	
0	1	1	1	1	1	1	1	1	1	1		1		1		0	

Experiment No:	DATE:/_/

ENCODER & DECODER

<u>AIM:-</u>To convert a given octal input to the binary output and to study the LED display using 7447 7-segment decoder/ driver.

APPARATUS REQUIRED: -

IC 74148, IC 7447, 7-segment display, etc.

PROCEDURE: - (Encoder)

- 1. Connections are made as per circuit diagram.
- 2. The octal inputs are given at the corresponding pins.
- 3. The outputs are verified at the corresponding output pins.

PROCEDURE: - (Decoder)

- 1. Connections are made as per the circuit diagram.
- 2. Connect the pins of IC 7447 to the respective pins of the LED display board.
- 3. Give different combinations of the inputs and observe the decimal numbers displayed on the board.

RESULT: -


The given octal numbers are converted into binary numbers.

The given data is displayed using &-segment LED decoder.

TABULAR COLUMN:-

Q4	Q3	Q2	Q1	O/P	Display	Glowing LEDs
0	0	0	0	0	<u> </u>	a,b,c,d,e,f
0	0	0	1	1		b,c
0	0	1	0	2		a,b,d,e,g
0	0	1	1	3		a,b,c,d,g
0	1	0	0	4		b,c,f,g
0	1	0	1	5		a,c,d,f,g
0	1	1	0	6	_[]_	a.c.d.e.f.g
0	1	1	1	7		a.b.c
1	0	0	0	8		a,b,c,d,e,f,g
1	0	0	1	9	_ _	a,b,c,d,f,g
1	0	1	0	10	<u> </u>	d,e,g
1	0	1	1	11		c,d,g
1	1	0	0	12	l_l	c,d,e
1	1	0	1	13	_ _ _	a,g,d
1	1	1	0	14		d,e,f,g
1	1	1	1	15		blank

PIN DETAILS:-16 VCC. D0 D1 D2 в D3 7447 3 5 8 BI/RB0 GND DISPLAY:-9 5V $\underline{\textbf{Conclusion:-}}$ Signature of the staff in charge



Experiment No:

Date: __/_/___

FLIP-FLOP

Aim: Truth table verification of Flip-Flops:

(i) JK Master Slave

(ii) D- Type

(iii) T- Type.

Apparatus Required: -

IC 7410, IC 7400, etc.

Procedure: -

- 1. Connections are made as per circuit diagram.
- 2. The truth table is verified for various combinations of inputs.

Truth Table: (Master Slave JK Flip-Flop)

Preset	Clear	J	K	Clock	Qn+1	Qn+1	
0	1	X	X	X	1	0	Set
1	0	X	X	X	0	1	Reset
1	1	0	0	L	Qn	Qn	No Change
1	1	0	1	л	0	1	Reset
1	1	1	0	Л	1	0	Set
1	1	1	1	л	Qn	Qn	Toggle

D Flip-Flop:-

Preset	Clear	D	Clock	Qn+1	Qn+1
1	1	0	л	0	1
1	1	1	л	1	0


T Flip-Flop:-

Preset	Clear	Т	Clock	Qn+1	Qn+1
1	1	0	Л	Qn	Qn
1	1	1	Л	Qn	$\mathbf{Q}\mathbf{n}$

Exercise:

• Write the timing diagrams for all the above Flip-Flops

•••••	• • • • • • •		• • • • •	••••	•••••	• • • •		• • •
	Sign	ature	of	the	staff	in	char	ge



|--|

Experiment No:

Date: __/_/___

COUNTERS

Aim:- Realization of 3-bit counters as a sequential circuit and Mod-N counter design (7476, 7490, 74192, 74193).

Apparatus Required: -

IC 7408, IC 7476, IC 7490, IC 74192, IC 74193, IC 7400, IC 7416, IC 7432 etc.

Procedure: -


- 1. Connections are made as per circuit diagram.
- 2. Clock pulses are applied one by one at the clock I/P and the O/P is observed at QA, QB & QC for IC 7476.
- 3. Truth table is verified.


Procedure (IC 74192, IC 74193):-

- 1. Connections are made as per the circuit diagram except the connection from output of NAND gate to the load input.
- 2. The data (0011) = 3 is made available at the data i/ps A, B, C & D respectively.
- 3. The load pin made low so that the data 0011 appears at QD, QC, QB & QA respectively.
- 4. Now connect the output of the NAND gate to the load input.
- 5. Clock pulses are applied to "count up" pin and the truth table is verified.
- 6. Now apply (1100) = 12 for 12 to 5 counter and remaining is same as for 3 to 8 counter.


7. The pin diagram of IC 74192 is same as that of 74193. 74192 can be configured to count between 0 and 9 in either direction. The starting value can be any number between 0 and 9.


Circuit Diagram: - 3-Bit Asynchronous Down Counter







Mod 5 Asynchronous Counter:








IC 7490 (Decade Counter):-




Clock	QD	QC	QB	QA
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0

IC 7490 (MOD-8 Counter):-




Clock	QD	QC	QB	QA
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	0	0	0	0
9	0	0	0	1

Circuit Diagram (IC 74193) To Count from 3 to 8:-



Clock	QD	QC	QB	QA	Count in Decimal
0	0	0	1	1	3
1	0	1	0	0	4
2	0	1	0	1	5
3	0	1	1	0	6
4	0	1	1	1	7
5	1	0	0	0	8
6	0	0	1	1	3
7		repe	4		

Circuit Diagram (IC 74193) To Count from 8 to 3:-




Clock	QD	QC	QB	QA	Count in Decimal
0	0	1	0	1	5
1	0	1	1	0	6
2	0	1	1	1	7
3	1	0	0	0	8
4	1	0	0	1	9
5	1	0	1	0	10
6	1	0	1	1	11
7	1	1	0	0	12
8	0	1	0	1	5
9		rep	6		

Function Table for 7490:-

Clock	R1	R2	S1	S2	QD	QC	QB	QA		
X	Н	Н	L	X	L	L	L	L	RESET	
X	Н	Н	X	L	L	L	L	L	RESET	
X	Х	X	н	н	Н	L	L	Н	SET TO 9	
Л	X	L	X	L			COU	NT		
Л	L	X	L	X	COUNT					
Л	L	X	X	L	COUNT					
Л	X	L	L	X			COU	NT		


4 I/P OR Gate can be realized as follows:-



$\underline{\textbf{Conclusion:-}}$


Signature of the staff in charge

Circuit Diagram: - Shift Left




Clock	Serial i/p	QA	QB	QC	QD
1	1	X	X	X	1
2	0	X	X	1	0
3	1	X	1	0	1
4	1	1	0	1	1

SIPO (Right Shift):-



Clock	Serial i/p	QA	QB	QC	QD
1	0	0	X	X	X
2	1	1	0	X	X
3	1	1	1	0	X
4	1	1	1	1	0


SISO:-



Clock	Serial i/p	QA	QB	QC	QD
1	do=0	0	X	X	X
2	d1=1	1	0	X	X
3	d2=1	1	1	0	X
4	d3=1	1	1	1	0=do
5	X	X	1	1	1=d1
6	X	X	X	1	1=d2
7	X	X	X	X	1=d3


PISO:-

The state of the s	D +
Experiment No:	Date:/_/
SHIFT REGISTERS	
Aim:- Realization of 3-bit counters as a sequential circuit and design (7476, 7490, 74192, 74193).	Mod-N counter
Apparatus Required: -	
IC 7495, etc.	
Procedure: -	
Serial In Parallel Out:	
1. Connections are made as per circuit diagram.	
2. Apply the data at serial i/p	
3. Apply one clock pulse at clock 1 (Right Shift) observe this	data at QA.
4. Apply the next data at serial i/p.	
5. Apply one clock pulse at clock 2, observe that the data on QB and the new data applied will appear at QA.	QA will shift to
6. Repeat steps 2 and 3 till all the 4 bits data are entered on shift register.	e by one into the
Serial In Serial Out:-	
1. Connections are made as per circuit diagram.	
2. Load the shift register with 4 bits of data one by one seria	ılly.
3. At the end of 4^{th} clock pulse the first data 'd0' appears at	QD.
4. Apply another clock pulse; the second data 'd1' appears at	; QD.
5. Apply another clock pulse; the third data appears at QD.	
 Application of next clock pulse will enable the 4th data 'd3 QD. Thus the data applied serially at the input comes out 	



Mode	Clock	Parallel i/p				Paral	lel o/p)	
		Α	В	C	D	QA	QB	QC	QD
1	1	1	0	1	1	1	0	1	1
0	2	X	X	X	X	X	1	0	1
0	3	X	X	X	X	X	X	1	0
0	4	X	X	X	X	X	X	X	1

PIPO:-



Clock	Parallel i/p				Paral	lel o/p)	
	Α	В	C	D	QA	QB	QC	QD
1	1	0	1	1	1	0	1	1

Parallel In Parallel Out:-

- 1. Connections are made as per circuit diagram.
- 2. Apply the 4 bit data at A, B, C and D.
- 3. Apply one clock pulse at Clock 2 (Note: Mode control M=1).
- 4. The 4 bit data at A, B, C and D appears at QA, QB, QC and QD respectively.

Parallel In Serial Out:-


- 1. Connections are made as per circuit diagram.
- 2. Apply the desired 4 bit data at A, B, C and D.
- 3. Keeping the mode control M=1 apply one clock pulse. The data applied at A, B, C and D will appear at QA, QB, QC and QD respectively.
- 4. Now mode control M=0. Apply clock pulses one by one and observe the data coming out serially at QD.

Left Shift:

- 1. Connections are made as per circuit diagram.
- 2. Apply the first data at D and apply one clock pulse. This data appears at QD.
- 3. Now the second data is made available at D and one clock pulse applied. The data appears at QD to QC and the new data appears at QD.
- 4. Step 3 is repeated until all the 4 bits are entered one by one.
- 5. At the end 4th clock pulse the 4 bits are available at QA, QB, QC and QD.


Conclusion:-	
	Signature of the staff in charge

Circuit Diagram: - Ring Counter



Mode	Clock	QA	QB	QC	QD	
1	1	1	0	0	0	
0	2	0	1	0	0	
0	3	0	0	1	0	
0	4	0	0	0	1	
0	5	1	0	0	0	
0	6	repeats				

Johnson Counter:-



Mode	Clock	QA	QB	QC	QD
1	1	1	0	0	0
0	2	1	1	0	0
0	3	1	1	1	0
0	4	1	1	1	1
0	5	0	1	1	1
0	6	0	0	1	1
0	7	0	0	0	1
0	8	0	0	0	0
0	9	1	0	0	0
0	10	repeats			

Experiment No:	Date:/_/
----------------	----------

JOHNSON COUNTERS / RING COUNTER

Aim: Design and testing of Ring counter/ Johnson counter.


Apparatus Required: -

IC 7495, IC 7404, etc.

Procedure: -

- 1. Connections are made as per the circuit diagram.
- 2. Apply the data 1000 at A, B, C and D respectively.
- 3. Keeping the mode M = 1, apply one clock pulse.
- 4. Now the mode M is made 0 and clock pulses are applied one by one and the truth table is verified.
- 5. Above procedure is repeated for Johnson counter also.


Circuit Diagram: - Sequence Generator




Truth Table:

Map Value	Clock	QA	QB	QC	QD	o/p D
15	1	1	1	1	1	0
7	2	0	1	1	1	0
3	3	0	0	1	1	0
1	4	0	0	0	1	1
8	5	1	0	0	0	0
4	6	0	1	0	0	0
2	7	0	0	1	0	1
9	8	1	0	0	1	1
12	9	1	1	0	0	0
6	10	0	1	1	0	1
11	11	1	0	1	1	0
5	12	0	1	0	1	1
10	13	1	0	1	0	1
13	14	1	1	0	1	1
14	15	1	1	1	0	1

Karnaugh Map for D:-



Experiment No:	Date:/_/
SEQUENCE GENERATOR	<u>R</u>
Aim:- Design of Sequence Generator.	
Apparatus Required: -	
IC 7495, IC 7486, etc.	
Design:-	
To generate a sequence of length S it is necessary to use a	t least N number of
Flip-Flops, which satisfies the condition $S \le 2^N - 1$.	
The given sequence length $S = 15$.	
Therefore $N = 4$.	
Note: - There is no guarantee that the given sequence can	be generated by 4 f/fs.
If the sequence is not realizable by 4 f/fs then 5 f/fs must b	e used and so on.
Procedure: -	
1. Connections are made as per the circuit diagram.	
2. Clock pulses are applied one by one and truth table	is verified.
Conclusion:-	
Concrusion	
Signatu	re of the staff in charge



Experiment No:	Date:/_/
----------------	----------

MULTIVIBRATORS

Aim:- Design and testing of Monostable and Astable multivibrators using 555 timer.

Apparatus Required: -

IC 555 timer, resistor, capacitor, etc.

Design: (Monostable)

Given pulse width required = 1ms

Pulse width T = 1.1RC

Therefore 1ms = 1.1RC


Let $C = 0.1 \mu f$

Therefore
$$R = \frac{1 \times 10^{-3}}{1.1 \times 0.1 \times 10^{-6}}$$


 $\underline{Procedure: \text{-}(Monostable)}$

- 1. Connections are made as per the circuit diagram.
- 2. Triggering pulses are applied at pin 2.
- 3. The pulse width of the waveform at pin3 is measured and verified with the designed value.

Astable Multivibrator:



Wave form:



Design:-

$$\begin{split} & \text{Ton} = 0.69(R_A + R_B)C, \qquad & \text{Toff} = 0.69 \; R_B \; C \\ & \text{Given; } f = 10 \; \text{KHz, duty cycle} = 70\%, \\ & \text{Therefore } T = (1/f) = (1/10 \text{x} 10^3) = 0.1 \text{ms} \\ & D = (\text{Ton/T}) = 0.7 \\ & \text{Ton} = 0.7 \text{T} = 0.7 \text{x} 0.1 \text{ms} = 0.07 \text{ms} \\ & T = \text{Ton} + \text{Toff} \end{split}$$

$$& \text{Therefore Toff} = 0.03 \text{ms} \\ & \text{Ton} = 0.69 \; (R_A + R_B) \; C \\ & \text{Let } C = 0.1 \text{\mu f} \end{split}$$

$$& \text{Therefore } 0.07 \; \text{x} \; 10^{-3} = 0.69 \; (R_A + R_B) \; 0.1 \; \text{x} \; 10^{-6} \\ & \text{Therefore } R_A + R_B = 1014 \; \text{ohms} \\ & \text{Toff} = 0.69 \; R_B \; C \\ & 0.03 \; \text{x} \; 10^{-3} = 0.69 \; (R_B) \; 0.1 \; \text{x} \; 10^{-6} \\ & \text{Therefore } R_B = 434.7 \; \text{ohms} \end{split}$$

Procedure: -


1. Connections are made as per circuit diagram

Therefore $R_A = 579$ ohms

- 2. Switch on the 5V power supply
- 3. Observe the waveforms at pin 3 on CRO, measure Ton, Toff, T and its amplitude.
- 4. Also observe capacitor voltage on CRO.

Conclusion:

Signature of the staff in charge



Example for Data Input:-

Address Inputs				
A 3	A 0			
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	

Data Inputs				
I/O4	I/O3	I/O2	I/O1	
0	0	1	0	
0	1	0	0	
0	1	0	1	
0	1	1	0	

Example for Data Output:

	Address Inputs				
ĺ	A 3	A 0			
ĺ	0	0	0	0	
ĺ	0	0	0	1	
ĺ	0	0	1	0	
	0	0	1	1	

Data Outputs				
I/O4	I/O3	I/O2	I/O1	
0	0	1	0	
0	1	0	0	
0	1	0	1	
0	1	1	0	

Exper	iment	No:	Date:/_/
		STATIC RAM	
Aim: -	To coi	nduct an experiment to store a set of data in a RAM	using IC 2114
		n location to locationand retrieve the sar	_
			no dava.
<u>Appar</u>		Required: -	
_		14, etc.	
Proce	dure: -		
1.	circuit	ts connections are made to the appropriate pins of IC	C 2114
2.	First	you have to write the data and then read the data, fo	or writing data
	make	$\overline{\mathrm{WE}}$ to low and $\overline{\mathrm{CS}}$ input to low	
3.	for a 4	4-bit data select any address input from A0 to A9. for	r ex, select A3 to
	A0 an	d connect the data inputs/ outputs i.e., I/O4 – I/O1	
4.	write	a 4-bit data of your choice in each of the required ad	dress inputs or
	memo	ory locations	
5.	by doi	ing the above steps 2, 3 and 4 the data will be stored	in the memory
	locatio	on	
6.	for rea	ading data	
	a.	make $\overline{\mathrm{WE}}$ to high and $\overline{\mathrm{CS}}$ input to low	
	b.	disconnect the data inputs I/O4 – I/O1 from input li	ines and connect
		them to output lines to read the data	
	c.	and then give the address inputs of the data you ha	ve stored and
		observe the outputs through $I/O4 - I/O1$.	
Concl	usion:-		
		•••••	•••••
		Signature of the	he staff in charge